


Readout Electronics for Low Dark Count Geiger Mode Avalanche Photodiodes Fabricated in Conventional HV-CMOS Technologies for Future Linear Colliders

**E. Vilella¹, A. Arbat¹, J. Trenado², O. Alonso¹, A. Comerma²,
D. Gascon², A. Vilà¹, L. Garrido², A. Diéguez¹**


¹Systems Instrumentation and Communications (SIC) – Dept. of Electronics

²Dept. of Structure and Constituents of Matter
University of Barcelona (UB), Barcelona, Spain
evilella@el.ub.es




► Outline

- Introduction
- Avalanche photodiodes in CMOS
- Technologies under comparison
- GAPDs and readout circuits for HEP experiments
 - Beam structure
 - Proposed readout circuits
 - Test and results
 - Comparison
- Conclusions




- ✓ Next collider will be a linear collider
- ✓ Still not clear whether a ~ 1TeV (ILC) or multi TeV (~3TeV) CLIC




○ **Strict technology requirements posed by the ILD (International Large Detector) Concept Group (last version Feb. 2010)**



- **Low material budget (0.2-0.5% X_0)**
 - To reduce errors from multiple scattering
- **High spatial resolution**
 - Best achievable Φ resolution $\rightarrow 5\mu\text{m}$
- **Pixel size $\rightarrow 20\mu\text{m} \times 100\mu\text{m}$**
- **Occupancy** (3rd layer of the FTD)
 - Background level $\rightarrow 0.001\text{-}0.002 \text{ hits/cm}^2/\text{BX}$
- **High readout speed**
 - BX ILC $\rightarrow 337 \text{ ns}$
 - BX CLIC $\rightarrow 0.5 \text{ ns}$
- **Radiation tolerance & EMIs tolerance**
- **Minimum power dissipation** (no cooling)



Vertex detector








Tracker detector




- **APD:** p-n Junction biased above breakdown. Arrival of a photon or a particle generates e-h pair, which initiates an avalanche in the planar multiplication region.
- **Premature edge breakdown** avoidance to assure the planar multiplication region:
 - Low doping profile in the corners
 - Avoid 90° angles → round corners or octogonal shape in the layout


Main drawbacks:

- **Dark count:** Spurious pulses generated in dark, due to thermal generation and carriers tunneling
- **Afterpulsing:** Pulse due to the release of a carrier trapped during a previous pulse. Depends on: Trapping probability, and lifetime of trapped charge








- **Motivation for Geiger-mode APDs**
 - ☑ A detector with high intrinsic gain ($>10^8$)
 - ☑ Excellent timing accuracy
 - ps rise time
 - short recovery times
 - possible single hit detection
 - ☑ Compatible with standard CMOS technologies
 - on-chip integration of readout circuits
 - low supply voltage requirements
 - reduced power consumption
- **However...**
 - ☒ High intrinsic level of noise (dark counts)
 - false counts
 - severe performance limitation
 - increase of the readout electronics area to store the false hits




HV-AMS 0.35 μm



STM 0.13 μm







Technology	V_{bd} (V)	I_a (mA)	DC (KHz)
HV-AMS 0.35 μm	17.32	0.4	2
STM 0.13 μm	10.52	5	17.5





2010 APDs chip





ILC timing

- 2820 BX in 0.95ms → acquisition phase
- BX spacing of 337ns } → readout phase
- 199.05ms quiet time

ILC background


- 0.001-0.003 hits/cm²/BX for the 3rd layer of the FTD

$$(0.003 \text{ hits/cm}^2/\text{BX}) \cdot \frac{1 \text{ cm}^2}{(1 \cdot 10^4 \mu\text{m})^2} \cdot \frac{20 \mu\text{m} \times 100 \mu\text{m}}{\text{pixel}} \cdot \frac{2820 \text{ BX}}{\text{train}} = 1.69 \cdot 10^{-16} \text{ hits/pixel/train}$$

0.35μm HV-AMS CMOS DC noise in ILC

- 38kHz/pixel (20μm x 100μm @ 18.28V)

$$D.C._{\text{EFFECTIVE}} = \frac{38 \text{ kHz}}{\text{pixel}} \cdot 10 \text{ ns} \cdot \frac{2820 \text{ BX}}{\text{train}} = 1 \text{ false hits/pixel/train}$$




Gated acquisition

V_{bias} generation

- Current source \rightarrow control of $\Delta V_{sensing}$ during the 'off' period thanks to $I_{DC} \rightarrow \Delta V_{sensing} = (\tau_{OFF}/C) \cdot I_{DC}$
- Traps emptied before the new 'on' period \rightarrow afterpulsing probability \downarrow

Passive quenching/recharge

- **QUENCH** Active load \rightarrow pMOS or nMOS topology?
 - nMOS topology allows fully isolation between the deep ntub/p-substrate and the sensing node \rightarrow reduction of the total capacitance \rightarrow response time \downarrow
 - nMOS transistor with $(W/L)_n = (0.8\mu m/5\mu m)$
 - $I_D < I_{GAPD}$ latching current \rightarrow correct quenching




- **INH** Gate command through pMOS transistor.
 - INH = '1' \rightarrow 'on' period \rightarrow free running
 - INH = '0' \rightarrow 'off' period \rightarrow no particle detection
- **RST** GAPD recharge through nMOS transistor.
 - RST = '1' \rightarrow V_{OP} is restored (1ns)

V_{bias} generation

Passive Q/R


$$V_{OP} = V_{BD} + V_{EX}$$

L.O. readout



L.O. readout...

- but V_{Th} of MOS transistors ($V_{Thp}=0.65V$, $V_{Thn}=0.5V$) makes avalanche detection difficult...





• Main features:

- 2nd ground (GNDA > GND) to enable low V_{EX} operation
- Minimum area latch to store the resulting value of the 'on' period
- Readout with external control (CLK2 pass gate)

Gated acquisition	CLK1	INH
'on' period	'1'	'1'
'off' period	'0'	'0'
Reset → RST = '1'		
Readout → CLK2 = '1'		

• Upon particle hit (or D.C.):



- An avalanche fires
- $V_{sensing}$ increases from GNDA → GNDA+ V_{EX}
- If GNDA+ V_{EX} > V_{th} inverter → **the avalanche is detected**



- **Main features:**
- L.S. with external resistor
- Minimum area latch to store the resulting value of the 'on' period
- Readout with external control (CLK2 pass gate)

Gated acquisition	CLK1	INH
'on' period	'1'	'1'
'off' period	'0'	'0'
Reset → RST = '1'		
Readout → CLK2 = '1'		


- **Upon particle hit (or D.C):**
- An avalanche fires
- V_{sensing} increases from GND → V_{EX}
- L.S. raises V_{EX} to $V_{\text{EX}} > V_{\text{th}}$ inverter (1.65V) → **the avalanche is detected**




Scope
(Agilent MS07104A)

Voltage source
(Agilent E3631A)






FPGA
(control signals)





HV-AMS 0.35 μm



Pixels




$\Delta t = 1ms$



Quenching & recharge circuit

Detection, digital & store



Track-and-latch comparator






Output buffer

- **CLK1 = '1'** → Track phase
- Differential pair is sampling
- $V_{out+}, V_{out-} = '0'$ → **OUT = '1'**



The schematic shows the differential pair (P1, P2, P3, P4) with current sources i^- and i^+ entering the nodes. The output nodes are Vout- and Vout+, which are connected to ground through transistors N3 and N4.

- **CLK1 = '0'** → Latch mode. 2 possibilities:
- **No hit or $V_{EX} < V_{REF}$**
 - $V_{sensing} < V_{REF} \rightarrow V_{out+} = '0', V_{out-} = '1'$
 - **OUT = '1'**
- **Particle hit & $V_{EX} > V_{REF}$**
 - $V_{sensing} > V_{REF} \rightarrow V_{out-} = '1', V_{out+} = '0'$
 - **OUT = '0'**

The schematic shows a cross-coupled latch structure with nodes Vout- and Vout+ connected to ground through transistors N3 and N4.



First hits observed (dark)




2-grounds & L.S.

Quenching & recharge circuit Detection, digital, store & read out


Signal	Value
RST	'1'
CLK1, CLK2	'1'
INH	'1'

Propagation delay	
Readout circuit	'0'
2 grounds scheme	1.8ns
Level shifter	1.7ns




Signal	Value
RST	'0'
CLK1, CLK2	'1'
INH	'0'

Propagation delay	
Readout circuit	'1'
2 grounds scheme	0.5ns
Level shifter	1ns




track-and-latch

Quenching & recharge circuit Detection, digital & store




Wait until the falling edge of CLK1 to observe the result of the 'on' period



○ Conclusions

- ✓ GAPD-pixels are possible candidates for tracking systems in future linear colliders in order to have single BX resolution
- ✓ We have designed GAPD-pixels with low dark count rate
 - Standard 0.35 μ m HV-AMS CMOS technology
 - Sensitive area of 20 μ m x 100 μ m
 - Gated acquisition with an 'on' period of 10ns
 - Readout electronics for low reverse bias overvoltage operation
 - Quick response time and low power consumption
- ✓ We work to fit ILC requirements
- ? Coming soon...
 - Fabricated chips have already been received
 - Test is under development
- ? In the future...
 - Study of different parameters of the sensor for the forward region tracker
 - Arrays, 3D....



UNIVERSITAT DE BARCELONA




Thank you very much for being such an attentive audience

Questions and comments are welcome

TWEPP 2010
Aachen 20-24 Sep.



Department
of Electronics
Universitat de Barcelona



UNIVERSITAT DE BARCELONA




Back-up slides

TWEPP 2010
Aachen 20-24 Sep.



Department
of Electronics
Universitat de Barcelona



		Technology	
		HV-AMS 0.35 μm	STM 0.13 μm
PROS	✓	Low trap concentration	✓ High density of integration
	✓	Reduced dark count	✓ High speed
CONS	✓	Lower storage data	✓ No afterpulsing
			✓ Lower T dependance
CONS	X	Reduced speed \rightarrow active recharge	X High dark count \rightarrow gated mode
	X	Afterpulsing \rightarrow active quenching	X High storage data
	X	Higher T dependence	

**HV-AMS
0.35 μm**