Topical Workshop on Electronics for Particle Physics 2010 — Aachen, Germany, 20-24 September, 2010



http://pmm2.in2p3.fr

Subnano Time to Digital Converter implemented in PARISROC for PMm² R&D program

S. Drouet on behalf of the PMm² collaboration

PARISROC

PARISROC_v2 is a dedicated front-end ASIC for photomultiplier tubes designed by LAL/OMEGA group and by IPNO for the analog TDC.

- AMS SiGe 0.35µm, size: 5 mm x 3.4 mm
- 16 independent channels
- Independent gain adjustment by channel
- Charge and time digitization
- Serial readout @ 40 MHz
- Charge: 0 to 300x10⁶ electrons
- Efficiency from 10⁶ e⁻ input charge
- Virtual 12-bit ADC @ 40 MHz (10-bit Wilkinson ADC + 2 gains with automatic selection)



TDC Ramp Generator

Architecture: a simple current source and an integrator. switching (1 T&H = 500 fF)StartRamp Load variation: from 0 to 16 pF on each ramp generator Constraint: Charge variation do not have to perturb Reset CMOS the linear zone of a ramp Ramp Slope: 10 mV / ns C=500fF Ramp Dynamic: 1.4 V / 140 ns Usable Ramp Dynamic: 1 V / 100 ns NMOS Target resolution: 100 ps

Time measurement:

 Analog TDC: Dyn. = 100 ns, step 220 ps, resolution 425 ps RMS • Digital TDC: Dyn. = 1.67 s, step 100 ns (24 bits / 10 MHz)



Analog TDC Principle

Ramp Slope = 5 μ A / 500 fF = 10 mV / ns Bandgap provides Vref and Vslope

One Ramp Generator Schema



Design:

Ramp generator linearity

- Charge injection in memory cells: Optimization of switch sizes
- Immunity of a cell relative to switching neighbour cells



Layout:

- Centroid layout for the amplifier input pairs
- Mirroring of the 2 TDC ramp generators
- Dedicated power supplies

The goal of these special cares is to minimize mismatching and obtain the same charateristics on each ramp. And as the ramps work in opposition phase, the reset zone of one ramp must have the lowest possible impact on the other.

2 ramps working in phase opposition with overlap zones. When one is in the reset zone, the other is in the linear zone. Therefore, the time measurement is possible without blind zone because, at least, always one of the two ramps is in a linear zone. A digital module, implemented in each channel, selects the valid TDC ramp.



Functionnal Chronograms

When an event occurs, the 2 ramps are sampled at the same time in the Track&Hold cells and a logic module tags the valid one. Only the sample of the selected ramp is converted.



Les deux infinis



Tests and Results



IPN Orsay: IN2P3-CNRS-Université Paris Sud 11 http://ipnweb.in2p3.fr S. Drouet, B. Genolini, B.Y. Ky, T. Nguyen Trung, J. Peyré, J. Pouthas, P. Rosier, E. Wanlin



1.6

1.2

0.8

LAL Orsay: IN2P3-CNRS-Université Paris Sud 11 http://www.lal.in2p3.fr J.-E. Campagne, S. Conforti, F. Dulucq, M. El Berni C. de La Taille, G. Martin-Chassard



CHO Time Measurement With TimeStamp and Ramp Corrections

99.9375 99.938 99.9385 99.939 99.9395 99.940 99.9405 99.941 99.9415 Time in μs

Mean = 99 939.340 ns

Injection: Periodical signal = 100 μs

Std = 425.00 ps

LAPP Annecy: IN2P3-CNRS-Université de Haute Savoie http://lappweb.in2p3.fr D. Duchesneau, N. Dumont-Dayot, J. Favier, R. Hermel, J. Tassan-Viol, A. Zghiche



Université Libre de Bruxelles

http://www.ulb.ac.be

K. Hanson



Visualization of Ramps with oscilloscope





