A 4.9-GHz Low Power, Low Jitter, LC Phase Locked Loop

Tiankuan (Andy) Liu on behalf of the ATLAS Liquid Argon Calorimeter Group Department of Physics, Southern Methodist University, Dallas, Texas 75275, USA liu@physics.smu.edu



fabricated and tested. The design and test results are presented in this poster.

Tuning range (GHz)	3.8 – 5.1
Power consumption of core PLL (mW)	104
Random Jitter from VCO (RMS, ps)	< 1
Deterministic jitter (peak-peak, ps)	2
Acquisition time (µs)	9

Test Results



The jitter analysis at 4.9 GHz



Measured results at lower and upper tuning range

	lower limit			higher limit				
Board ID	1	2	3	4	1	2	3	4
VCO frequency (GHz)	4.752	4.616	4.480	4.744	4.984	5.008	4.968	4.992
input freq (MHz)	297.0	288.5	280.0	296.5	311.5	313.0	310.5	312.0
output freq (GHz)	2.38	2.29	2.24	2.37	2.50	2.51	2.484	2.50
Ampl (pos – neg) (V)	1.06	1.22	1.30	0.98	1.07	1.21	1.30	0.98
rise time (ps)		66.2	47.0	67.1		67.2	42.1	66.1
fall time (ps)		64.6	46.5	68.5		66.8	41.9	66.4
Random jitter RMS (ps)	1.28	2.49	2.05	1.81	1.26	1.06	1.08	1.83
Deterministic jitter (ps)	12.61	11.00	13.95	15.46	5.51	5.10	16.63	8.43

Measured results

- Tuning range: 4.7 to 5 GHz. Simulation: 3.79 to 5.01 GHz.
- Power consumption: 121 mW at 4.9 GHz. Compare: ring oscillator based PLL, 173 mW at 2.5 GHz
- Random jitter: 1 2.5 ps (RMS)
- Deterministic jitter: < 17 ps (pk-pk)
- A 200-MeV proton test was conducted in June 2010. Post-radiation measurements will be performed and compared with pre-radiation measurements when safety is allowed.





CML latches in hold mode in the divider increases and causes the CML latches become unstable, resulting in spikes in the divider output.

• This problem will be corrected in the next submission.

Conclusion	References	Acknowledgments
An LC phase locked loop ASIC, fabricated in a commercial 0.25-µm Silicon-on-Sapphire CMOS technology, has been characterized in lab. Random jitter and deterministic jitter are less than 2.5 ps and 17 ps, respectively. The power consumption at 4.9 GHz is 121 mW. The measured tuning range, from 4.7 to 5.0 GHz, is narrower than the simulated values of from 3.8 to 5.0 GHz. The narrow tuning range has been investigated and traced to the first stage of the divider chain. This problem will be corrected in the next submission.	 A 16:1 Serializer ASIC for Data Transmission at 5 Gbps, Datao Gong on behalf of the ATLAS Liquid Argon Calorimeter Group, presented at the topical workshop on electronics in particle physics (TWEPP), Aachen, Germany, Sept. 22, 2010. The Design of a High Speed Low Power Phase Locked Loop, Tiankuan Liu et al, presented at the topical workshop on electronics in particle physics (TWEPP), Paris, France, Sept. 24, 2009. 	 Grant: US-ATLAS R&D program for the upgrade of the LHC and the US Department of Energy grant DE-FG02-04ER41299. Peter Clarke, Jay Clementson, Yi Kang, Francis M. Rotella, John Sung, and Gary Wu from Peregrine Semiconductor Corporation for technical assistance. Justin Ross at Southern Methodist University for setting up and maintaining the software environment. Jasoslav Ban, Mauro Citterio, Christine Hu, Sachin Junnarkar, Valentino Liberali, Paulo Rodrigues Simoes Moreira, Mitch Newcomer, Quan Sun, Fukun Tang, and Carla Vacchi for technical assistance and reviewing of this design.



deviation will be investigated.

model causes the narrow tuning range.

• The measurement rules out that inaccuracy of varactor



