#### The ATF Damping Ring Beam Position Monitor System

*Manfred Wendt* Fermilab for the ATF Damping Ring BPM Team









- Motivation & "History"
- The ATF Damping Ring
- BPM Upgrade Hardware
- Results of Beam Studies
- Summary

İİL





- ILC damping ring R&D at KEK's Accelerator Test Facility (ATF):
  - Investigation of the beam damping process (damping wiggler, minimization of the damping time, etc.)
  - Goal: generation and extraction of a reproducible low emittance beam (ε<sub>vert</sub> < 2 pm-rad) at the nominal ILC bunch charge</li>
- A major tool for low emittance corrections: a high resolution BPM system
  - Optimization of the closed-orbit, beam-based alignment (BBA) studies to investigate BPM offsets and calibration.
  - Correction of non-linear field effects, i.e. coupling, chromaticity,...
  - (Fast) global orbit feedback(?)
  - Necessary: a state-or-the-art BPM system, utilizing
    - a broadband turn-by-turn mode (< 10 μm resolution)</li>
    - a narrowband mode with high resolution (~ 100 nm range)
- ATF BPM read-out system upgrade
  - Button BPMs and signal cabling remains unchanged
  - New flexible BPM read-out system, tailored to ATF needs and requirements





- ATF Damping Ring Beam Position Monitor System
  - Button style BPM pickup stations
  - Original read-out electronics: Analog signal processing, no TBT, intensity dependence
- 2006: M. Ross & SLAC team
  - Analog downconverter & digital receiver (*Echotek*) read-out system, prototype achieves 1-2 μm resolution
- 2007/8: KEK/SLAC/Fermilab collaboration
  - Beam tests of 20 BPMs in both arcs, equipped with new read-out system
  - EPICS & LabVIEW software
  - Achieved <10 μm resolution in TBT, ~200 nm in narrowband mode</li>
  - First test of an integrated automatic calibration system
- 2009: KEK/Fermilab
  - Improvements on the analog downconverter
    - CAN-bus controls, IF filter, remote diagnostics, etc.
  - Switch to in-house VME digitizer (as of LHC delays: no Tevatron BPM *Echotek*'s)
    - 8-ch.,125 MSPS ADC (serial outputs), Cylcone III FPGA, PLL-locked CLK distribution
  - New RF, DC & CAN-bus distribution. Grounding of tunnel hardware.

IIL

### The ATF Damping Ring







#### **The ATF Damping Ring**







#### **BPM Hardware Overview**





#### **Button-style BPM Pickup**















- 2 calibration tones:
  - 714 + ε MHz
  - 714 ε MHz
  - In passband of the downconverter
  - Coupled through the button BPM
  - Alternative: Reflected CAL signal
- **On-line calibration** 
  - In presents of beam signals
  - Available only in narrowband mode
  - Need separate downconverter channels

:lr

IIL

# ilc Analog Downmixer (prototype)











### **Analog Signal Processing**





IIL

ic 8-Ch, 14-bit, 125 MS/s VME Digitizer





- No Modes one external trigger processes data
  - Raw data to RAM
    - TBT readback & process (DDC & average) -> I,Q per turn

**Digital Signal Processing** 

- diagnostic readback
- Narrowband processing (Filter & Decimate)
  - Store array of I,Q per channel for readback
  - Provide single sum I,Q per channel over n\*50 Hz
- Programmable trigger delay per channel (adc samples)
- Any data type (NB, TBT, Raw) can be readback after each trigger
  - All data will be read out as I,Q pairs
  - Caveat: The CAL tone has to be disabled for TBT data
  - Each board will pull IRQs when data is ready

#### **FPGA Block Diagram**





:lr

İİĻ





- Trigger before beam injection (injection rep rate is ~1.5 Hz)
  - Beam in machine for ~1e6 turns (~450 msec)
  - Each machine turn is 462.18 nsec -> 32 ADC clocks
  - Gates specified in turns (need to account for filter delay/decimation for NB)
  - Data in boards is overwritten on each trigger
  - Note for WB readback (diagnostic and some TBT data) it will be necessary to halt the system to readback all data over the network - *these are special study modes*







#### **VME/VXS** Digitizer













#### **RF, LO & DC Distribution**











1/14/2010

#### **TBT: Measurements vs. Model**





- MAD8 model (M. Woodley, marginal differences wrt. Kuroda SAD model).
- Nearby quadrupole trim coil scan (May 2008).
- TBT Fourier analysis, amplitude by fit to beta measured through trim coil scan (April 2008).

IIL





Single Shot BPM RMS 5 SVD Mode Amplitudes No SVD 4.5 12 Mode 1:3 4 mplitude (um) 4 3.5 RMS (um) 0.2 3 10 15 Mode Number 2.5 2 1.5 1 0.5 0 15 20 25 30 35 10 4N Arbitrary BPM Number (1:20 Vert, 21:40 Horz)

- Triggered at turn #500,000
  - ~200 ms position data per shot (1280 narrowband mode BPM measurements).
  - 126 tap box car filter to reject 50 Hz:
    - ~ 800 nm resolution
- SVD analysis, removing modes with hor./ vert. correlation:

~ ~200 nm resolution





- After 4 years of developments and beam studies the ATF damping ring BPM upgrade enters the final lap:
  - A tailored BPM system towards the specific needs of the ATF damping ring has been developed:
    - no DAC outputs, analog downconversion in the tunnel, digitalization in the 1<sup>st</sup> Nyquist passband, automatic calibration system, adaptable design (attenuators, mod. FPGA & EPICS codes)
  - The hardware design is frozen
    - Successful prototype testing of every system module completed.
    - All electronics hardware components are in house.
    - Assembly is underway, followed by individual tests and an integrated system test.
  - Next Steps:
    - Installation and commissioning of the system (May 2010).
    - First beam studies with the new BPM system.











- New read-out hard-, firm- and software, BPM pickups (button-style) stay unchanged.
- R&D activities over the last couple of years on 20 BPMs in the arcs, utilizing mixed analog/digital signal processing
  - Test of different analog downconverters (w/o CAL)
  - Digital signal processing based on spare *Echotek* digital receivers.
- Final upgrade scenario (96 BPMs, plus spares)
  - 714-to-15.1 MHz analog downconverter with CAN-bus controlled calibration tone, located in the tunnel.
  - VME hard- & software, in 4 rack locations
    - 8-ch. 125 MSPS digitizer with an Altera Cyclone III FPGA
    - 12 ch. VME timing generator (Fermilab).
    - Motorola 5500 VME controller, with CAN-bus interface, running VxWorks & EPICS software
  - Auxiliary hardware, e.g. power supplies and distribution, LO-signal distribution, CAN-bus distribution, etc.

#### **Analog Downmixer**





İİL







- Control Space
  - Channel delays (8)
    0 to 31 samples
  - Gate parameters (18)
    1 to ~1e6 turns
    - NB specified by start and stop turn
    - WB (8 gates) specified by start and stop turn
  - NCO frequencies (2), CIC shift (1)
    - Possibly FIR coefficients for NB
  - Specify TBT box filter –
    1<sup>st</sup> sample, number to average (2)
  - IRQ Level (1)
    - Multi-level IRQ handler
    - Data Ready/Overflows
  - Diagnostic Peak Detectors (to monitor saturation) each 32 bit register
    - Peak Detectors record max value at each stage for last injection (Reset & Latch from DAQ SM)

- Store Suml, SumQ for each I,Q channel in 32 contiguous registers
  - Sum will be a multiple of 50 Hz (28 pts out of NB)
  - Standard Narrowband readout
- DDR RAM
  - All Data from gates stored in RAM
  - Separate Banks for Narrowband, TBT, and RAW Data
    - Each Bank mapped to VME
    - Address offsets for each bank
      programmable
  - Channel data in each bank can be readback as contiguous data blocks
    - Facilitate readback of data from single bpm if requested (ie TBT data)







- *Echotek* digital receiver
  - 8-ch VME64x module
  - Analog Devices 14-bit
    105 MS/s AD6645
  - Each ADC channel: *Texas Instruments* 4-ch GC4016 "*Graychip*" digital downconverter

- 128 kWord FIFO



İİL

## ic Digital Signal Processing (cont.)

Parallel Data Output





- Wideband TBT mode (BW ~ 1 MHz)
  - 5 stage CIC: decimate by 4
  - CFIR: 7-tap boxcar, decimate by 2
  - PFIR 1-tap, no decimation
- Narrowband mode (BW ~ 500 Hz),
  - t<sub>dec</sub> = 158.7 μs, 1280 pt (~200 ms)
    - 5 stage CIC: decimate by 2746
    - CFIR: 21-tap RRC, decimate by 2
    - PFIR: 63-tap RRC, decimate by 2

- Graychip digital downconverter
  - 4 independent channels per ADC
  - NCO set to f<sub>IF</sub> = 15.145 MHz (downconvert to DC baseband)
  - ADC clock set to 32 samples per revoltion: f<sub>CLK</sub> = 32 x f<sub>rev</sub> = 69.2 MHz
  - Decimation and filtering for wideand narrowband mode using CIC and FIR digital filters
  - Simultaneous DDC operation of beam and calibration signals!







- VME Timing module:
  - $f_{CLK} = f_{RF}^* 32/330 = 69.236$  MHz clock signals (4x)
  - $t_{rev} = 462.2$  ns turn marker signals (4x), 0...115 double-buckets (2.8 ns) delayable
  - To  $f_{\rm RF}$  phase-locked  $f_{\rm LO}$  = 729.145 MHz
  - Auxiliary  $f_{rev}$  and  $f_{IF}$  signals
- Motorola 5500 VME CPU:
  - Data collection and normalization
  - Box-car post-processing filter (20 ms)
  - Local diagnostic and control software
  - EPICS control interface
- Calibration & remote control unit (prototype):
  - To  $f_{\text{RF}}$  phase-locked  $f_{CAL} \approx 714$  MHz (Analog Devices ADF4153)
  - In-passband, through button-BPM, or reflected signal calibration
  - 2<sup>nd</sup> and 3<sup>rd</sup> *Graychip* channels for CAL signal downconversion
  - CAN-bus remote control functions (attenuation, gain, PLL freq., etc.)







- Calibration tone frequencies:
  - $f_{CALx} = 713.6 \text{ MHz}$
  - $f_{CALy} = 714.4 \text{ MHz}$
- Calibration procedure:
  - Correction values:

$$A_{Corr} = \frac{A_{CAL} + B_{CAL} + C_{CAL} + D_{CAL}}{4A_{CAL}} \qquad B_{Corr} = \frac{A_{CAL} + B_{CAL} + C_{CAL} + D_{CAL}}{4B_{CAL}}$$
$$C_{Corr} = \frac{A_{CAL} + B_{CAL} + C_{CAL} + D_{CAL}}{4C_{CAL}} \qquad D_{Corr} = \frac{A_{CAL} + B_{CAL} + C_{CAL} + D_{CAL}}{4D_{CAL}}$$
$$Corrected beam positions:$$
$$\phi_{Hcorr} = \frac{(A A_{Corr} + D D_{Corr}) - (B B_{Corr} + C C_{Corr})}{A A_{Corr} + B B_{Corr} + C C_{Corr} + D D_{Corr}}$$
$$\phi_{Vcorr} = \frac{(A A_{Corr} + B B_{Corr}) - (C C_{Corr} + C C_{Corr})}{A A_{Corr} + B B_{Corr} + C C_{Corr}}$$



### **CAL System Test**





- Calibration on, datalogger on
- Comparing uncorrected, corrected (coupledthrough), and corrected (reflected)
- Introduce large 3 & 1 dB gain errors.
- Automatic correction compensates the gain error almost completely!!
- Corrected beam position shows a slight increase of the RMS error (to be further studies!).



1000

2000

Sample

3000

4000

-2000 -2500

#### **Software Components**





ilr

İİL



#### Normalized Intensities



## Scrubbing Mode, Positions





3/114/2010

İİL

LER 2010 - ATF Damping Ring BPMs





- Several "issues" had to be resolved:
  - CIC & FIR digital filter impulse responses to resolve true turn-by-turn data (no "smearing")
  - Timing issues, e.g. channel-to-channel, as well as between BPMs and "houses" (VME crates);



and of course the usual "seam" problem.

- In particular for the kicked beam TBT response tests:
  - Vertical beta at pinger is 0.5 m (12 times smaller than the horizontal one): we had to resort to injection oscillations -> lower resolution.







Turn-by-Turn data BPM #36 (pinger: On)

BPM 36 Turn by Turn Data

- Identifying hor. and vert. tune lines (387 kHz, 1.212 MHz).
- Observed short time, broadband TBT resolution: few μm!
- Observation of "fake" harmonics at n x 10 kHz (not f<sub>s</sub>), due to power supply EMI in the analog downconverter unit!

-140E





• TBT data at the  $j^{\text{th}}$  BPM following a single kick in the *z*-plane  $(z \equiv x, y)$ :

$$z_n^{\,j} = \frac{1}{2} \sqrt{\beta_z^{\,j}} \, e^{i\Phi_z^{\,j}} \, A_z^{\,} \, e^{iQ_z(\theta_j + 2\pi n)} + c.c.$$

– with

 $n \equiv \text{turn number}$ ,  $A_z = |A_z| e^{i\delta_z} \equiv \text{constant of motion}$ 

 $\Phi_{z}\equiv\mu_{z}-Q_{z}\theta~~(\text{periodic phase function})$ 

#### Twiss functions:

$$\beta_{z}^{j} = |Z_{j}(Q_{z})|^{2} / |A_{z}|^{2} \qquad \mu_{z}^{j} = \arg(Z_{j}) - \delta_{z}$$

 $Z_j(Q_z) \equiv Fourier$  component of  $z_j$ 

• Amplitude fit:

$$|A_{z}|^{2} = \frac{\sum_{j} 1/\beta_{z}^{0j}}{\sum_{j} 1/|Z_{j}(Q_{z})|^{2}}$$







- Mini VME crate accommodating:
- Motorola 5500 CPU
- PMC CAN bus interface ECAN-2
- Timing module TGF
- Echotek digital receiver module



- BPM #54 prototype installation (temporary):
- CAN bus remote control & CAL signal PLL unit (Fermilab)
- 4 ch. Downconverter unit (SLAC)





	Multi-turn	Orbit	Flash
Wide- Band	Samples: 4096 Samples/turn: 4 Turns: 1024 POSITION Intensity	Average Samples: 4096 Turns: 1024 POSITION (RMS & StdDev) Intensity (RMS & StdDev)	N <sup>th</sup> Sample (1) POSITION Intensity
Narrow- Band	Samples: 1280 µsec/Sample: 158.73 Turns: 439600 POSITION Intensity	Average Samples: 126 (50 Hz Boxcar) Turns: 43273 POSITION (RMS & StdDev) Intensity (RMS & StdDev)	N <sup>th</sup> Sample (1) POSITION Intensity





**Theoretical:** 

- ADC SNR: 75 dB
- Process gain: 40.4 dB
- NF 1<sup>st</sup> gain stage: ~ 1 dB
- CAL tone level: -10 dBm
- Splitter attenuation: 6 dB
- Effective gain: ~ 100 dB
- BPM sensitivity: 240 μm/dB
- Calculated equivalent resolution: ~ 20 nm



Signal Attenuation [dB]

30

40

10

20

1.2

1

0.8

0.6

0.4

0.2

0 📍 0

Resolution [µm]

50