

Dear Paul, this is obviously a joke. Please, apologize me.

Some consideration about measurements and scans with the VFAT2.

All the measurements shown are referred to TOTEM Triple GEM or RD51 test beam Triple GEM

E. Oliveri I.N.F.N. Pisa – University of Siena

RD51 4th Collaboration Meeting, CERN

Threshold Scan.

The scan is performed changing automatically the threshold for each acquisition step and the results give you a fast information about your noise condition in all the channels of the vfats.

TS: Trigger noise S-camel:channel 024 (VFAT A272) Entries 5.007 Mean RMS 12.09 TS: VTH2 FAT 4 GLUED 4 POS 1 TERM 50 O MS GEM 2 FILTERS FRN GFM 1 FILTER ONNECTED AND OF -10 0 10 20 30 10 20 Plot 0 Plot 0 -40 TS: Final Th 20 leg. tir (icil) H ∿os.tár[¥ck] H leg. thr [icit] 80 Shielded CMS GEM **GLUED GEM** 60 40 20 Thr. [4clk] 0 -20 -40 -60 -80 6 8 10 12 14 16 18 20 22 HG Threshold scan results for a quarter of T2 (10 Triple GEM)

Threshold scan for one channels of three triple GEM Acquired during the RD51 test beam.

GLUED GEM

GLUED GEM

Calibration Pulse Scan.

The scan is performed changing automatically the charge injected by the calibration pulse. This measurement can be performed only on few channel per scan, but the result is very precise and it can show you for example the correlation with the capacitance of the readout electrode.



Figure 2: The Calibration pulse amplitude

Ξ

Sigma I



Area Pad (mm2)

pulse S-curve:channel 074

pulse \$

Entrie

19361

strip 511 Sigma Erf vs Channel strip 256 12 10 strip 0 Sigma Erf 8 1,11 strip 255 VFAT-C 6 $Y = M0 + M1^{*} \times + ... M8^{*} \times^{8} + M9^{*} \times^{9}$ 4 50.63 MO M1 -1.668 2 M2 0.01532 R 0.9569 n. 50 65 70 75 80 55 60

AnalisysChannel

Latency Scan (with Beam or with the internal calibration pulse).

The scan is performed changing automatically the latency fo the vaft (i.e. the memory cell read when a trigger is sent to the VFAT2).

5.3 The latency register (LAT)

CMSGEM:Latency Scan with MSPL=1clk There is one 8 bit register used for programming the LV1A latency into the chip. Negative And Positive Monostable Polarity Comaprison Each bit represents one clock cycle of latency. The latency can be programmed from GLUED [Th=-50, I=727uA], CMSGEM [Th=-45, I=589.1uA] 1 to 256 clock periods (ie. up to 6.4μ s). The default setting is 1000 0000 (=128 clock 1 cycles). Clk (40MHz) Ar/CO2 70/30 @ 3.5kV/cm vdrift 7 cm/us Ar/CO2 90/10 @ 3kV/cm vdrift 5 cm/us Clear_b 0.8 W1 Wal ...0010 ...0011 ...0100 0101 0110 0111 1000 1001 1001 1010 1011 1100 Write address counter 0.6 50ns Counts [%] Lat<7:0> is a programmable constant for LV1 latency (00001000 in this example) Ar/CO2 90/10 LV1 0.4 Subtract Lat<7:0> from Write address (ie 12-8=4 in this example) Ra1 0100) Ar/CO2 70/30 R1 0.2 SRAM2 Wa2 ..0001 ..0010 Write address counter SRAM2 Dout 0 2 8 10 12 W2 n 4 6 14 Latency [25ns] (0.4cm (transfer gap)) / (5cm/us)-(0.4cm) / (7cm/us)~ 80ns-57ns~25ns

Considering the different gains and VFAT internal synchronization, this is compatible with the measurement.

One example from the RD51 Test Beam:

This scan (performed with beam) is necessary to define the right latency that you have to wrote on the VFAT2 register, but it is also useful to get timing information.

VFAT2 Threshold and Monostable Polarity

Playing with threshold and monostable polarity is like playing with your scope with trigger level (thresh.) and negative or positive slope (monost. Pol.)...

0.8

0.6

0.4

0.2

Counts [%]



90/10 (orange) respectively.

Timing Studies: using the fast-OR outputs of the VFAT2 ... The 8 fast s-bits of the VFAT can be used for an analysis of the timing properties of the detector.



Figure 2: Block diagram of the VFAT2 chip.

Figure 17: TDC System Setup. For this measurement we used a LeCroy 2228A TDC unit, setting the full scale range to 500ns and using a resolution of 250ps. The coincidence of the discriminated scintillator signals was uses as a TDC start signal and the S-bit (trigger output from the VFAT) as the TDC stop signal. In this measurement we have to take into account the we have a clk synchronization step between the comparator and the monostable output inside the VFAT.

Time distribution of the delay between scintillators coincidence and an high level on the s-bit output during a test beam measurements.



The stretching of the monostable (MSPL): very important for not very fast signals

6 The Masked Monostable Block

This block basically consists of a clocked monostable.

Figure 5 shows a block diagram for the channel from the shaper output through to SRAM1.



Figure 5: Block diagram of the masked monostable block.

In this example the first MSPL that guarantees that all the signals are collected is a MSPL of 3CLK [75ns].





The pulse from the monostable can also be stretched over many clock periods. The length is programmable as in table 19. If the monostable pulse is stretched (to say X clock periods) it is possible that the output of the comparator returns below threshold and a second signal makes the comparator go back over threshold. In this case the monostable output pulse remains high until X clock periods after the last over threshold result from the comparator.

MSPulseLength(2:0)	Function
0 0 0	The MonoStable pulse length $= 1$ clock period (default).
0 0 1	The MonoStable pulse length $= 2$ clock periods.
0 1 0	The MonoStable pulse length $= 3$ clock periods.
0 1 1	The MonoStable pulse length $= 4$ clock periods.
100	The MonoStable pulse length $= 5$ clock periods.
101	The MonoStable pulse length $= 6$ clock periods.
1 1 0	The MonoStable pulse length $= 7$ clock periods.
111	The MonoStable pulse length $= 8$ clock periods.

Table 19: Stretching the MonoStable pulse length.

Integration of the previous distribution at different MSPL and Latency



Again for signal like the ones of GEMs detectors: When you look at the specs of the VFAT2 you have to take into account aspects concerning your signal properties (if they are different from the silicon ones, you have to rescale the specs. properly). One example: the dynamic range and the recovery time.

iss	ues
VFAT Dynamic Range for RP	~ 18 fC (5 MIPs)
VFAT Dynamic Range for GEM	35fC to 45fC (~ 2 MIPs pads, ~ 6 MIPs strips)
Threshold range	RP ~ 18 fC Gem ~ 30 fC
Trim-DAC range	$\sim 40\%$ of dynamic range
Recovery time from very large signals	~1us with a 100fC ideal input signal.
	~10us following 10pC of ideal input charge
	0.8us for 1pC of GEM input charge

A curiosity more than a measuremet:

VFAT2 & MicroMEGAS

E. Oliveri I.N.F.N. Pisa – University of Siena

RD51 4th Collaboration Meeting, CERN

VFAT & MICROMEGAS together for the first time.



An appropriate protection circuit is needed (the one used for GEM is not enough).

Channels



The DAQ system for the VFATs readout for the RD51 test beam in H4: A PORTABLE DAQ



purb In Enstantion

Available software and reference people



VFAT Controller

TOTEM

OS LINUX

Available software and reference people

OS WINDOWS (LabView)

Access to TTP Registers





Well, I know that we like to see particles and not to test chips!!! But if you have to do it, you can.

thE enD

Feel free to contact me oliveri4@unisi.it (if you can read my address!?!)

If you need it, you could find documents about VFAT2 and TTP on my public dfs area:

https://dfs.cern.ch/dfs/Users/e/eoliveri/Public/RD51-4thCM/



E. Oliveri INFN Pisa – University of Siena

RD51 4th Collaboration Meeting, CERN

The VFAT2 Trigger: the available patterns

TrigMode(2)	TrigMode(1)	TrigMode(0)		Function								
0	0	0	No	Trigger (default)								
0	0	1		One sector)							
				(S1)	Groups of							
0	1	0	Four sectors			f	CFM mode channel assignment					
			(S1 to S4) CONSECUTIVE			e	Gizivi node channel assignment					
0	1	1		Eight sectors	📋 channels o	r	Sector Channel assignment				nt to sector	
				(S1 to S8))			4	28	52	76	100
1	X	X		GEM mode			S1	5	29	53	77	101
			(S1 to S8	as defined in table 10)		F		6	30	54	78	102
	•	•			1			7	31	55	79	103
							S2	8	32	56	80	104
Table 9: TrigMode functions.							9	33	57	81	105	
								10	34	58	82	106
							S3	11	35	59	83	107
								12	36	60	84	108
								13	37	61	85	109
Trig	ger Pattern	Pads Sec	tor				S4	14	38	62	86	110
								15	39	63	87	111
	\mathbf{X}		58	the GF	=M mode			16	40	64	88	112
	XH	PHH					S5	17	41	65	89	113
	X		57	channel	assignment			18	42	66	90	114
114		FIFF	-	that in th	e TOTEM T2			19	43	67	91	115
<i> −+−+−+</i> - <i>+</i> - <i></i>	PS13		S6 🔶		- Adotostor	←──	S6	20	44	68	92	116
+++++	PS1		65	Thple G				21	45	69	93	117
1 Ht			50	gives this	s trigger			22	46	70	94	118
			54	nattern	00		S7	23	47	71	95	119
	XH		53	pattern				24	48	72	96	120
	AH		52					25	49	73	97	121
		1120	1				S8	26	50	74	98	122
[10	4 Meta-Pads]	[120 pac	ls]					27	51	75	-99	123

Table 10: Sector configuration for the GEM mode.