Concepts for a Tracker Trigger based on a multi-layer layout and on-detector data reduction using a cluster size approach

N. Beaupere ^a, J. Bernardini ^b, G. Boudoul ^a, D. Contardo ^a, R. Dell'Orso ^b, A. Messineo ^b, <u>F. Palla ^b</u>, G. Parrini ^c

> a: IPNL, Lyon b: INFN, University and Scuola Normale, Pisa c: INFN and University, Florence

With help and contributions from D. Abbaneo (CERN), G. Barbagli^b, R. Frazier (Bristol), M. Meschini^b

WIT2010 – Berkeley, CA (USA) February 3–5 2010





Solution Intelligent tracker: Fast, Efficient, Adaptive

- Provide tracking capabilities with "extra" abilities two models
 - Turing: can distinguish from a pure mechanical machine
 - Darwin: can react to unforeseen situations applying knowledge and skills
- "Extra" is the Trigger: ability to highly reject non-interesting collisions while retaining ~all the good ones

The presented solution:

- Sector Extract efficiently and fast the interesting data and process them off-detector
 - Off-detector technologies are intrinsically more flexible and evolve faster than on-detector ones: see CMS HLT example
 - Although the progress in high speed data transmission is fast, a Tracker design for SLHC limits the technology to that available at T₀-[a few years]
- ©Rejection of spurious clusters is effective in the reduction of the data rate and the combinatorial background: Cluster width based approach

The size of the problem



Huge data rate at 10³⁵ cm⁻² s⁻¹

 Even with a short strip length, that keeps the occupancy to ~1%, the data rate of the fired strips is large

- R=50 cm: ~ 20 MHz cm⁻²
- R=70 cm: ~ 10 MHz cm⁻²
- R=100 cm: ~3 MHz cm⁻²
 - This of course depends on the electronics details
- Strips can be clustered to reduce the data rate, typically by a factor ~3, but still large
- Note the large fraction of the hits coming from photon conversions and nuclear interactions
- Select only the clusters from "high pT" tracks, based on their typical size











Outline and goals



Conceptual design of a Tracker with trigger capabilities Case study using silicon strip detectors only **General and Endcap coverage** Study data reduction using cluster width approach **Operation Set in the set of th** different set of the parameters **Generation Generation** Some electronics R&D in progress Validation the method using real data P-p LHC collisions at 900 GeV **Geosmic muons** Conclusions



Full GEANT4 simulation

) INFN Istituto Nazional di Fisica Nuclear

Modified Strawman A*:

*Dimensions constrained by the Strawman A

9 4 pixel layers (4, 7, 11 and 18 cm)

simulation approach

- **Q** 2 silicon pixel "stacked layers" at 23 and 34 cm (see talk of M. Pesaresi)
- **W** Trigger layers at: 50, 70, 90, 110 cm (barrel) and 5 rings in the endcaps
 - 320 μm (290 μm active) thickness, n-type bulk, Noise ~ 800 electrons
 - Barrel: 4.72 cm strips length, AC coupling, 3% inter-strip couplings, no Lorentz angle compensation
 - Forward: 5 rings for triggers made of two sensor sandwiches (see A. Messineo and G. Parrini talks)
 - only fast simulation implemented so far

Goal: performance as a function of sensor properties and electronics







Using the above geometry compute the momentum resolution using single muons

Second Se

 $\sigma(pT)/pT$ with (1 mm)/without beam spot constraint

Pitch (µm)	pT=10 GeV	pT=40 GeV	pT=100 GeV	
100	0.6%/2.5%	2.5%/8.5%	6%/21%	
500	1.3%/11%	5%/42%	13%/105%	
1000	2.3%/21%	9%/84%	23%/210%	



Optimization studies



- Compute cluster (and tracking) finding efficiency vs pT as a function of cluster thresholds and widths in each layer for muons
- Compute cluster occupancies, rejection rates for FE-chip and layers for several layer configurations and thresholds for MinBias events (x400 Pileup, 20 MHz LHC clock)
- Optimize the module layout for a given "track cluster efficiency" above a given pT and mean cluster rate per FE-chip













Front End and clusterizer

INFN Istituto Nazionale di Fisica Nucleare

The FE is organized schematically as follows: it receives the input from 128 strips and a threshold is set to each comparator per each strip. It is assumed only one is needed. A width size selector receives in input the settings to select clusters whose width is smaller than a certain value (for instance <3 strips) among all the channels and outputs the clusters found together with their address and width.

The cluster width selector (<u>configurable</u>) also allows to work at different rate conditions (namely at lower luminosities).





Data concentrator chip



- Clusters are routed from each FE to a data concentrator, in parallel.
- The data concentrator chip holds the clusters into buffers, to allow for the driver to pilot the data out of the module. Depending on the data rate it could also absorb local fluctuations, if the chip frequency is too slow. The length of such buffers will set the size of the chip and its final inefficiency. Given the above data rates, 8 bunch crossings will be sufficient





Data encoding*



- Estimate of the number of bits needed to encode the address
 - At the level of a module
 - 5 bits (Header) +[4 bits (cluster address) + 5 bits (chip ID)] x N + 3 bits (time stamp) + 2 bits (Trailer) = (10+9 N) bits
- At the level of rod need to add the module ID number: (15+9 N) bits





Main parts and plan



Cluster search logic

Algorithm based on Look-up table (LUT) applied on 4 strips, that is then instantiated 32 times to perform the cluster search on 128 strips in one clock period.

A second stage collects clusters information from all LUTs to compute the final data taking into account LUTs edges

Status

WHDL design is done, now working on the synthesis.

The goal is to submit before this summer (in June 2010) in a 0.13µm IBM technology.

A geometry for high efficiency					
<u>4 layer</u> in trigg	ger (L1/L2/I	L3/L4)			
thresholds optimized for 96% hit efficiency for muons at pT>5 GeV/c ~ 99% of tracks with >=3 hits out of 4 layers					
Layer radius (cm) 50 70 90 110					
pitch (µm)	60	60	90	90	
Total No. Strips/layer (Million)	3.1	3.5	3.2	3.6	
Clusterizer S/N threshold	3	3	3	3	
Cluster Rejection factor	4	4	2.9	2.7	
Strip Rejection factor	11.6	12.6	6.8	6.0	
Cluster Bandwidth (KHz/cm ²) [after cut]	1000	504	420	263	
Cluster Bandwidth/module (Mbps)	983	595	529	406	
Cluster Bandwidth/rod (Gbps)	13	8	10	7	



A geometry optimized on lower bandwidth but with lower efficiency



Thresholds adjusted to 85% hit efficiency for muons with $Pt>5GeV/c \sim 99\%$ of tracks with >=2 hits out of 4 layers

(gain in bandwidth is small, but shows flexibility to adjust according to experimental conditions, to be completed by a S/N study)

Layer radius (cm)	50	70	90	110
pitch (μm)	60	60	90	90
Total No. Strips/layer (Million)	3.1	3.5	3.2	3.6
Clusterizer S/N threshold	2.7	2.7	2.5	2.5
Cluster Rejection factor	4.5	4.5	3.1	2.9
Strip Rejection factor	14	15	8	7
Cluster Bandwidth (KHz/cm ²) [after cut]	820	430	360	230
Cluster Bandwidth/module (Mbps)	842	537	482	380
Cluster Bandwidth/rod (Gbps)	11	8	9	7



Estimate of the power - Barrel



- We have made the following assumptions 20 MHz LHC:
 - a)0.6 mW/strip in the Front End chip (0.50 mW/strip M. Raymond TWEPP 08 + 0.10 mW/strip due to clusterizer]
 - b)20 pJ/bit per link and consumption weighted with average load. (conservatively a factor 2 larger than the estimate by B. Meier, TWEPP 08)
 - c)power for Data Concentrator chip 100 mW estimate
 - d)external links two different solutions investigated:
 - i. Standard GBT 5 Gbps (2.5 Gbps useful) 3 W power consumption: 7 per rod at R<90 cm and 3 per rod for R>90 cm

ii.MZM (0.5 W) + data serializer (3W) - 15-20 Gbps - 3.5 W power consumption: 1 per rod

Pitch (um)	No. detectors	No. strips (Million)	Power for Front End + clusterizer (kW)	Power for Data concentrator (kW)	Power for internal links (kW)	Power for external links - GBT (kW)	Power for external links - MZM (kW)
60	2016	3.097	1.86	0.20	0.02	1.76	0.29
60	2304	3.539	2.12	0.23	0.02	2.02	0.34
90	3168	3.244	1.95	0.32	0.02	2.77	0.46
90	3552	3.637	2.18	0.36	0.02	3.11	0.52
	11040	13.517	8.11	1.10	0.08	9.66	1.61
Configuration w			guration wit	h 4 layers	Power (kW)		
FE			FE+DC+links+ GBT+20%		23		
FE+DC+links+ MZM			ZM+20%	13			
	Pitch (um) 60 60 90 90	Pitch (um) No. detectors 60 2016 60 2304 90 3168 90 3552 11040	Pitch (um) No. detectors No. strips (Million) 60 2016 3.097 60 2304 3.539 90 3168 3.244 90 3552 3.637 11040 13.517 Config FE+D FE+D FE+D	Pitch (um) No. detectors No. strips (Million) Power for Front End + clusterizer (kW) 60 2016 3.097 1.86 60 2304 3.539 2.12 90 3168 3.244 1.95 90 3552 3.637 2.18 11040 13.517 8.11 Configuration wit FE+DC+links+ GE FE+DC+links+ GE	Pitch (um) No. detectors No. strips (Million) Power for Front End + clusterizer (kW) Power for Data concentrator (kW) 60 2016 3.097 1.86 0.20 60 2304 3.539 2.12 0.23 90 3168 3.244 1.95 0.32 90 3552 3.637 2.18 0.36 90 3552 3.637 8.11 1.10 FE+DC+links+ GBT+20% FE+DC+links+ MZM+20%	Pitch (um) No. detectors No. strips (Million) Power for Front End + clusterizer (kW) Power for Data concentrator (kW) Power for internal links (kW) 60 2016 3.097 1.86 0.20 0.02 60 2016 3.097 1.86 0.20 0.02 60 2304 3.539 2.12 0.23 0.02 90 3168 3.244 1.95 0.32 0.02 90 3552 3.637 2.18 0.36 0.02 90 3552 3.637 8.11 1.10 0.08 FE+DC+links+ GBT+20% 23 FE+DC+links+ MZH+20% 23	Pitch (um) No. detectors No. strips (Million) Power for Front End (kW) Power for Data concentrator (kW) Power for internal links (kW) Power for external links (BT (kW) 60 2016 3.097 1.86 0.20 0.02 1.76 60 2304 3.539 2.12 0.23 0.02 2.02 90 3168 3.244 1.95 0.32 0.02 2.77 90 3552 3.637 2.18 0.36 0.02 3.11 90 3552 3.637 8.11 1.10 0.08 9.66 E E Configuration with 4 layers Power (kW) FE+DC+links+ GET+20% 23 FE+DC+links+ MZM+20% 13 13 13 13 13





























Conclusions



A concept for tracker with trigger capabilities has been shown to be feasible:

Keeps the data rate manageable using a cluster width data reduction on chip

- Up to 20:1 suppression factor [from strips to small clusters]
- Highest bandwidth 10 Mbps cm⁻² at 50 cm radius
- Can use "today" technology

Wulti-layer approach required for efficiency and redundancy

- Use external intelligence based on addressable memories
- Sendcap region addressable using stacked strips sensors
- Validation of the concept ongoing with LHC collision data

WTune MC simulations and data rates

QAllows studying high multiplicity jets

Subsequent talks on on-going R&D

Messineo, Janner, Heintz, Magazzù





Pseudo-Track efficiency LHC 900 GeV Minbias

Fraction of tracks with at least 3 out of 4 in the barrel trigger layers with a Cluster width <3 in Minimum bias events at 900 GeV</p>



INFN

di Eirica Nucleare



Trigger working model



Subdivide the detector in several - O(50) - ϕ sectors

Keep data volume to be transferred limited in each sector

Introduce an intrinsic pT cut

Data reduction and transfer

Reduce the data rate for Trigger purpose on detector

We high speed data links O(20 Gbps) to limit the no. of links to manageable level

Process the data off detector

Semajority logic: for instance at least 3 layers out of 4 in each trigger sector

Secompute pT and impact point

Sematch with muons and calorimeters

Output of the Trigger

Tracks reconstructed above a given pT sector by sector





400 overlapped minimum bias







A geometry optimized on larger bandwidth but lower number of channels



4 layers in trigger (L1/L2/L3/L4)

Thresholds and choice of layers adjusted to ~ 3.5 MHz per APV and 96% hit efficiency for muons with Pt>5GeV/c ~ 99% of tracks with >=3 hits out of 4 layers

(last layer could possibly have only 4 APVs)

<u>Alternative 3 layer</u> in trigger (L2/L3/L4)

~100% of tracks with >=2 hits out of 3 layers (88.8% tracks with 3 hits, 11% with 2 hits)

Layer radius (cm)	50	70	90	110
pitch (μm)	60	90	120	120
Total No. Strips/layer (Million)	3.1	2.4	2.4	2.7
Strip S/N threshold	3	3	3	3
Cluster Rejection factor	4	3	2.4	2.4
Strip Rejection factor	11.6	7	10	8
Cluster Bandwidth (KHz/cm ²) [after cut]	1000	670	380	270
Cluster Bandwidth/module (Mbps)	983	987	597	482
Cluster Bandwidth/rod (Gbps)	13	13	11	9



Full GEANT4 simulation

INFN Stituto Nazionale di Fisica Nucleare

- Modified Strawman A*: *Dimensions of the strawman A*:
 - *Dimensions constrained by the Strawman A
 - 94 pixel layers (4, 7, 11 and 18 cm) simulation approach
 - \mathbf{Q} 2 silicon strip layers at 40 and 50 cm
 - **General States and St**
 - 290 μm active thickness, 91.5 μm pitch (97 and 108 cm layers) and 122 μm pitch (78 and 87 cm layers), n-type bulk, 4.65 cm strips length, AC coupling, 3% inter-strip couplings
 - no Lorentz angle compensation
 - ➡ 12192 mini-modules, 7.96 M channels









9.5

>10

2.5 V

2.5 V

200-300 mW

~30 mW

0.5-1 W

EAM (OKI)⁶

VCSEL (BeamExpress)

Rad Hard?

Low temp?

Rad Hard? 11,12

25 mm x 13 mm x 6 mm Internal (0.4 W cons.

~200 mW not std TBD Direct modulation

Some interesting products



http://www.avanex.com/Products/datasheets/Transmission/2613 PwrBitXS10-1700-2000.pdf



Parameters		Units
Optical		
Operating Wavelengths Range	C- and L-Band	
Insertion Loss	4	dB
Extinction Ratio (DC), 0-Chirp Version	≥ 20	dB
Note: Prechirped Versions for 1700 ps/nm, 2000 ps/nm or Custom are Available on Request.		
Optical Return Loss (without connectors)	≥ 45	dB
Electrical		
S ₂₁ Electro Optic Bandwidth (-3 dBe)	12.5	GHz
S, Electrical Return Loss	< - 10	dB
RF V _z Voltage (@ 1 kHz)	5.0	v
Bias V _n Voltage (@1 kHz)	6.9	V
Dynamic Extinction Ratio (0-chirp version)	13	dB
10.7 Gb/s PRBS Electrical Drive Voltage (V)	5.0	V

CONNECTOR AND FIBER SPECIFICATIONS

	RF Input Port	GPO
	Bias and VOA Connector	Solder pins
	Input Fiber	Corning/Fujikura SM15P UV/UV400
	Output Fiber	Corning SMF-28 [™] or single mode ITU-T G.652 ¹





RD23 project legacy



RD23 project was mainly focussed on analogue data transmission. CMS data link upgrade is based on digital links. Analogue data transmission is much more sensitive to environmental effects, since these can lower/change the linear response of the system.

Radiation hardness of lithium niobate is defined "outstanding" in the <u>RD23</u> <u>CERN-DRDC_93-35(1993)</u> document.

Lithium niobate modulators have not been chosen in the RD23 project not because of poor performance, but due to their high cost (decreased since that time) and excessive device dimension (CERN-DRDC-94-38). This can still be seen as an issue, but which can be overcome taking into account the performance they can deliver, still not reached by other devices.

http://documents.cern.ch/cgi-bin/setlink?base=generic&categ=public&id=cer-0212283 http://documents.cern.ch/cgi-bin/setlink?base=generic&categ=public&id=cer-0215602









The pattern bank is a set of pre-calculated patterns

- Solutions Solutions
- beam displacements

An Associative Memory holds different patterns banks and compares them with the current event pattern







Associative Memory for pattern matching









Long history

FPGA approach 1998: easier design but fewer density

A good compromise is the standard cell approach currently used for the SVT CDF upgrade: J. Adelman et al., Nuclear Science Symposium, 2005 IEEE, vol. 1, 2005, p. 603.

0.18µm (INFN-Pisa), 5000 patterns/chip, 6 buses input lines, 50 MHz/bus, 18 bits/bus
 produced by UMC (Taiwan) - design time ~8 months + 2 months production

Forecast for 2013:

90 or 65 nm technology would allow higher density pattern

Sector 4 higher clock speeds achievable

All in all: allow to reach ~30K patterns/chip with 200 MHz/bus speed





Switch conceptual design

A possible switch that allows the analysis of 10 consecutive events



53

INFN

di Fisica Nucleare



Some references



References

- ●F. Palla, JINST 2:P02002,2007
- F. Palla, F. Crescioli and F. Catastini, 15th IEEE Real Time Conference 2007 (RT 07)
- G. Barbagli, G. Parrini and F. Palla TWEPP-07, Prague 2007
 http://indico.cern.ch/getFile.py/access?
 contribId=80&sessionId=29&resId=0&materialId=paper&confId
 =11994

http://pos.sissa.it/archive/conferences/057/034/Vertex %202007_034.pdf





