## Towards a high performance vertex detector based on 3D integration of Deep N-Well MAPS



Università di Bergamo

#### Valerio Re on behalf of the VIPIX collaboration





WIT2010 - Workshop on Intelligent Trackers February 3-5, 2010, Lawrence Berkeley National Lab

# Outline

- Deep N-Well MAPS from 2D to 3D: putting more intelligence
  - in the pixel
  - in the chip
  - in the system

Perspectives & SuperB Silicon Vertex Tracker

# New concepts enabled by 3D integration of readout chips and sensors

 "The occasion is piled high with difficulty, and we must rise with the occasion. As our case is new, so we must think anew, and act anew"



 Physicists and IC designers have to think in a 3D fashion



## Deep N-Well (DNW) sensor concept

New approach in CMOS MAPS design compatible with data sparsification architecture to improve the readout speed potential



A classical optimum signal processing chain for capacitive detectors can be implemented at pixel level:

• Charge-to-Voltage conversion done by the charge preamplifier

• The collecting electrode (Deep N-Well) can be extended to obtain higher single pixel collected charge (the gain does NOT depend on the sensor capacitance), reducing charge loss to competitive N-wells where PMOSFETs are located

Development of "intelligent" Deep N-Well MAPS

- Key points:
  - Develop a light tracking system for the next generation of experiments
    - MAPS with small pitch, capable of handling high data rates by pixel-level data sparsification and time stamping
  - Develop a trigger system able to identify tracks online
    - Data-push MAPS readout architecture
    - Associative memories  $\Rightarrow$  Level 1 trigger on tracks with low latency

#### First generation of 130 nm CMOS DNW MAPS sensors with in-pixel sparsification and time stamping



#### APSEL4D



32x128 matrix. Data Driven, continuously operating sparsified readout Beam test Sep. 2008

50x50 µm pitch



**SDRO** 



16x16 matrix + smaller test structures. Intertrain sparsified readout

25x25 µm pitch

Valerio Re - WIT2010, LBNL, February 4, 2010

# APSEL4D

- In the active sensor area we minimized:
  - logical blocks with PMOS to reduce the area of competitive n-wells
  - digital lines for point to point connections to allow scalability of the architecture with matrix dimensions
- S/N up to 25 with power consumption ~ 30  $\mu$ W/ch
- 4K(32x128) 50x50 µm<sup>2</sup> matrix subdivided in MacroPixel (MP=4×4) with point to point connection to the periphery readout logic:
  - Register hit MP & store timestamp
  - Enable MP readout



Valerio Re – WIT2010, LBNL, February 4, 2010

Average

Signal for

32x128 pix - 50 µm pitch

perif & spars logic

## DNW MAPS Hit Efficiency measured in a CERN beam test (APSEL4D)



Measured with tracks reconstructed with the reference telescope extrapolated on MAPS matrix

- MAPS hit efficiency up to 92 % with threshold
  @ 400 e- (~ 4σ\_noise+2σ\_thr\_disp)
- 300 and 100  $\mu\text{m}$  thick chips give similar results
- Intrinsic resolution ~ 14  $\mu$ m compatible with digital readout.



Competitive N-wells (PMOS) in pixel cell can steal charge reducing the hit efficiency

#### The analog section in the pixel cell

 A new design ("shaperless" analog front-end) and layout (charge collecting electrode with satellite N-wells) of the pixel cell was successfully tested in small test structures (APSEL5T)



Valerio Re - WIT2010, LBNL, February 4, 2010

#### Optimization of sensor layout

- Small size prototype module with functionalities and cooling/mechanics close to SuperB specifications needs a 128x128 (or 320x80) MAPS chip (APSEL5D) with  $40\mu m \times 40\mu m$  pixel cells
  - With respect to APSEL4D, scaling to larger matrix size dictates to remove the shaper stage to make room for additional macropixel private lines and to reduce the pixel pitch
  - Inside the pixel cell, sensor layout has to be changed to increase detection efficiency ( $\rightarrow$  99%)
- Beam test results of APSEL4D show a ~90% efficiency, which agrees very well with TCAD simulations
- Optimized cell with <u>satellite N-wells</u> (right): efficiency ~ 99% from TCAD, promising results from laser tests



Charge collecting electrode with annular shape

Sensor area: 480µm² NW-PMOS area: 70µm² Fill Factor: 0.87

## The first 3D CMOS MAPS in the APSEL family



• 3DIC Consortium:

hosted by Fermi National Accelerator Laboratory, focused on vertical integration, about 15 institutions from U.S., France, Germany, Italy, Poland.

• This Consortium, as a first step, is going to investigate 3D devices based on two layers ("tiers") of the 130 nm CMOS technology by Chartered Semiconductor, vertically integrated with the Tezzaron interconnection technology.

#### Readout electronics in a 40 x 40 $\mu\text{m}^2$ 3D MAPS pixel cell



#### Exploiting 3D integration: pixel pitch and sensor efficiency

#### Main design features and simulation results

- W/L = 30/0.3
- C<sub>D</sub>=250 fF

Preamplifier output [mV]

- $\sim 1 \, \mu s$  peaking time
- Charge sensitivity: 750 mV/fC

A three-dimensional technology makes it possible to significantly reduce the area of charge stealing N-wells  $\rightarrow$ significant improvement in charge collection efficiency expected



Valerio Re – WIT2010, LBNL, February 4, 2010

#### Exploiting 3D integration: readout architecture without MacroPixel

- The MacroPixel arrangement was adopted to reduce the pixel-level logic (limiting the area of competitive N-wells) and the digital switching lines running above pixel columns
- Reasons to eliminate the MacroPixel architecture:
  - The routing of private lines (FastOR, Latch Enable) scales with matrix column dimension
  - Inefficiency due to dead time (freezed MP) depends on MP dimensions
  - Not-fired MP columns of fired MPs are also scanned (time consuming) by the sparsification logic
  - Only MP masking level can be reasonably implemented
- Matrix readout speed can increase, also carrying along a readout logic simplification
- Removing the MacroPixel and implementing timestamp latching at the pixel level appears possible with 3D integration, without reducing the pixel efficiency



### Exploiting 3D integration: readout architecture

Main goals:

- handle a hit rate of 100 MHz/cm<sup>2</sup> (expected background rate in the LayerO of the SuperB Silicon Vertex Tracker, with a factor of 5 safety factor)
- In a large MAPS matrix (e.g., 320x216), perform data-driven hit readout in a timeordered fashion, with a time granularity of 100 ns
- For a discussion of the global matrix readout architecture, see talks by F. Giorgi and A. Gabrielli. Readout efficiency > 98 % can be achieved at a readout clock of 60 MHz



#### Exploiting 3D integration: pixel-level logic with time-stamp latch and comparator for a time-ordered readout

- A readout time stamp enters the pixel, and a HIT-OR-OUT is generated for columns with hits associated to that time stamp.
- A column is read only if HIT-OR-OUT=1
- DATA-OUT (1 bit) is generated if the active column has hits associated to a selected time stamp



## A possible application of DNW MAPS: the SuperB Silicon Vertex Tracker

![](_page_16_Figure_1.jpeg)

17

![](_page_17_Figure_0.jpeg)

Valerio Re - WIT2010, LBNL, February 4, 2010

DNW MAPS in an intelligent tracking system: data-push readout and level 1 tracking trigger with associative memories

- In future experiments with increased particle density and number of channels, the data push readout scheme of DNW MAPS makes it possible to use pixel data for the generation a flexible level 1 track trigger based on associative memories, with short latency (< 1  $\mu$ s) and high efficiency.
- Generation of a Level 1 track trigger information with associative memories was tested in a beam at CERN for the first time in 2008 by the Italian SLIM5 collaboration.

# Level 1 tracking with Associative Memories

![](_page_19_Picture_1.jpeg)

![](_page_19_Picture_2.jpeg)

All tracks of physical interest correspond to bit patterns (hit in different detector layers) that are stored in a data bank. An input set of hits is compared in parallel with all stored patterns, and a trigger is fired in case one or more matching patterns are found. A time-ordered hit readout from pixel sensors would simplify the logic that feeds events to the AM.

The pattern matching can be very fast for online track reconstruction thanks to the Associative Memory (AM) parallelism (all stored patterns are compared to the event at the same time).

![](_page_19_Figure_5.jpeg)

![](_page_19_Figure_6.jpeg)

20 Kevt typical pattern bank dimension

#### SLIM5 CERN beam test with APSEL4D

![](_page_20_Figure_1.jpeg)

# Beam test results for L1 trigger with associative memories

Data from telescope layers were sent to an associative memory board, with pattern banks requiring tracks to pass through the MAPS region. The comparison between offline tracks and online-identified tracks yields a difference in track parameters compatible with the patter bank resolution.

![](_page_21_Figure_2.jpeg)

#### Conclusions

- Deep N-Well MAPS have the ambition of being monolithic devices with similar functionalities as hybrid pixels (e.g., pixel-level sparsification and time stamping).
- Their performance can greatly benefit from 3D vertical integration in terms of both electronics and sensor
- They are candidates for the innermost layer of the Silicon Vertex Tracker at the high luminosity SuperB Factory
- The data-push architecture of DNW MAPS can be exploited to include the tracker information in the Level 1 trigger, using Associative Memories (which can also benefit from 3D integration\* to store a larger number of patterns, increasing the efficiency in detecting tracks)

\* L. Sartori, 11<sup>th</sup> ICATPP, 2009]

### The INFN VIPIX collaboration

#### **VIPIX** - Vertically Integrated **PIX**els

G. Batignani<sup>1</sup>, S. Bettarini<sup>1</sup>, M. Dell'Orso<sup>1</sup>, F. Forti<sup>1</sup>, P.Giannetti<sup>1</sup>, M. A. Giorgi<sup>1</sup>, F. Morsani<sup>1</sup>, N. Neri<sup>1</sup>, E. Paoloni<sup>1</sup>, M. Piendibene<sup>1</sup>, G. Rizzo<sup>1</sup>

L. Ratti<sup>2</sup>, V. Speziali<sup>2</sup>, M. Manghisoni<sup>2,3</sup>, V. Re<sup>2,3</sup>, G. Traversi<sup>2,3</sup>, L.Gaioni<sup>2</sup>

L. Bosisio<sup>4</sup>, L. Lanceri<sup>4</sup>

G. Bruni<sup>5</sup>, M. Bruschi<sup>5</sup>, R. Di Sipio<sup>5</sup>, B. Giacobbe<sup>5</sup>, F. M. Giorgi<sup>5</sup>, A. Gabrielli<sup>5</sup>, C. Sbarra<sup>5</sup>, N. Semprini<sup>5</sup>, M. Villa<sup>5</sup>, A. Zoccoli<sup>5</sup>,

M. Caccia<sup>6</sup>, F. Risigo<sup>6</sup>

G.F. Dalla Betta<sup>7</sup>, A. Repchankova<sup>7</sup>, V. Tyzhnevyi<sup>7</sup>, G. Verzellesi<sup>7</sup>

L. Bissi<sup>8</sup>, P. Ciampolini<sup>8</sup>, A. Marras<sup>8</sup>, G. Matrella<sup>8</sup>, P. Placidi<sup>8</sup>, E. Pilicer<sup>8</sup>, D. Passeri<sup>8</sup>, L. Servoli<sup>8</sup>, P. Tucceri<sup>8</sup>

E. Bernieri<sup>9</sup>, G. Conte<sup>9</sup>, M. C. Rossi<sup>9</sup>, G. Assanto<sup>9</sup>, L. Colace<sup>9</sup>, E. Spiriti<sup>9</sup>

<sup>1</sup>INFN Pisa

<sup>2</sup>INFN Pavia

<sup>3</sup>Università di Bergamo

<sup>4</sup>INFN Trieste

<sup>5</sup>INFN Bologna

<sup>6</sup>INFN Milano

<sup>7</sup>Università degli Studi di Trento and INFN Padova

<sup>8</sup>INFN Perugia

<sup>9</sup>INFN Roma III

Valerio Re – WIT2010, LBNL, February 4, 2010

# Backup slides

## **Radiation Damage Tests**

- <sup>60</sup>Co γ-ray irradiation, 100°C/168h annealing
  - ~10 Mrad maximum integrated dose, 9 rad/s dose rate, MAPS biased as in real application
- Charge sensitivity G<sub>Q</sub> decreases with dose; decrease after 900 krad is compatible with the decrease observed in Apsel2T after 1.1 Mrad
- ENC increases with dose; increase after 900 krad is larger than the increase detected in Apsel2T after 1.1 Mrad at similar peaking times (due to different W, finger number and drain current in the input device)
- Significant recovery after 100°C/168h annealing cycle

![](_page_25_Figure_6.jpeg)

# Tezzaron vertical integration process flow (VIA FIRST):

- multi-tier tier chip; Tezzaron includes standard CMOS process by Chartered Semiconductor, Singapore.
- Step 1: Fabricate individual tiers; on all wafers to be stacked: complete transistor fabrication, form super via Fill super via at same time connections are made to transistors

![](_page_26_Figure_3.jpeg)

#### All wafers are bulk

Step2: Complete back end of line (BEOL) process by adding Al metal layers and top Cu metal (0.7 μm)

![](_page_26_Picture_6.jpeg)

![](_page_26_Figure_7.jpeg)

#### **Tezzaron vertical integration process flow:**

Step 4: Thin the wafer-2 to about 12 um to expose super via. Add Cu to back of wafer-2 to bond wafer-2 to wafer-3 OR stop stacking now! add metallization on back of wafer-2 for bump bond or wire bond

![](_page_27_Figure_2.jpeg)

![](_page_27_Picture_3.jpeg)

Step 5: Stack wafer-3, thin wafer-3 (course and fine fine grind to 20 um and finish with CMP to expose W filled vias) Add final passivation and metal for bond pads

# Advantages of Tezzaron process

- No handle wafers needed
- No extra space allotment in BEOL processing for vias
- Vias are very small
- Vias can be placed close together
- Minimal material added with bond process
  - 35% coverage with 1.6 um of Cu gives Xo=0.0056%
  - No material budget problem associated with wafer bonding.
- Good models available for Chartered transistors
- Thinned transistors have been characterized
- Process supported by commercial tools and vendors
- Fast assembly
- Lower cost

![](_page_28_Figure_13.jpeg)

## DAQ system for beam test

![](_page_29_Picture_1.jpeg)

![](_page_29_Figure_2.jpeg)

90 M events on disk (40 Gb)

1.2 Gbit/s 4.3 Gbit/s

#### Pixel basic logic and Column HITs OR synchronization

![](_page_30_Figure_1.jpeg)

![](_page_30_Figure_2.jpeg)

Macropixel structure in 2D DNW MAPS

![](_page_31_Figure_1.jpeg)