# Fast Readout Logic Interfacing a 256-PixelMatrix of a Dual-Layer 3D Device

Alessandro Gabrielli on behalf of the Vipix Collaboration

### Physics Department of Bologna University & INFN Bologna E-mail: alessandro.gabrielli@bo.infn.it

# Outline

- Chartered-Tezzaron consortium
- Italian VIPIX project
- The TOP layer of a 3D ASIC design

See also talks by F. Giorgi and V. Re

# Consortium By R. Yarema @ TWEPP 09 Paris

- To join
  - NDA with Tezzaron
  - LOI to Fermilab asking to participate in MPW run
  - Only cost is for MPW space

#### • Members receive from Tezzaron

- Cadence PDK for Chartered 0.13 um
- Calibre DRC/LVS/PEX(XRC) deck for Chartered 0.13 um CMOS with correct process options
- Calibre DRC deck for Tezzaron 3D design rules
  - Cu-cu bond interface
  - Via formation
- Information for fabrication of 2D and 3D I/ O pads

ARM Artisan library (separate NDA)Full-layout views

- Also available but not used (separate cost for each)
  - MicroMagic 3DMax (alternative to Virtuoso)
  - Magma (working on 3D LVS)
  - WIT 2010 3-5 Feb. Berkeley

#### Italians

- University at Bergamo
- University at Pavia
- University at Perugia
- INFN Bologna
- INFN at Pisa
- INFN at Rome

Problems with the digital Design-KIT

from ARM

## Subreticules E & F



- **Subreticule E** 7 sub-circuit areas
  - 1) 3D MAPS with 32 x 64 array of 25 um pixels with DCS, 3T FE, discriminator, auto-zeroing. All control logic in digital tier. (Roma)
  - 2) 3D MAPS test structures Two 3 x 3 40um pitch arrays. One with shaperless preamplifiers. Other is designed with ELT input devices. (Pavia/ Bergamo/Pisa)
  - 3) 3D MAPS test structure with 8 x 32 array of 40 um pixels, DNW sensors, data push architecture (Pavia/Bergamo/Pisa/Bologna)

- 4) Two test structures for the subreticule F DNW MAPS device (Pavia/Bergamo)
  - 16 x 16 array of 20 um pixels with inter-train sparsified readout
  - 8 x 8 array of 20 um pixels with selectable analog readout of each pixel
- 5) Two 3D test structures
  - 3 x 3 array of 20 um pixels and 4 single channels for DNW MAPS (Pavia/Bergamo)
  - 3D RAPS structures including single ended I/O buffer, two single addressable 3T pixels with small and large area detecting diodes.

- 6) 2D version of 3D MAPS device in subreticule F,
  64 x64 array of 28 um pixels (Pavia/Bergamo)
- 7) 2D sub-matrices with 10 and 20 um pixels to test signal to noise performance of MAPS in the Chartered process (Roma)

#### V.Re N02-3 and G. W. Deptuch N27-1 @ NSS 2009 Orlando

By R. Yarema @ TWEPP 09 Paris

 <sup>- 5</sup>x 5 and 16 x 16 pixel matrices, each one featuring small and large detecting diodes (Perugia)

## **Italian VIPIX project**

(INFN collaboration: BO, PI, PV, BG, MI, TN, TS, PG, RM-III)

#### Aim

Improve the state-of-the-art of slim tracking system construction for high-energy physics applications

#### **Applications**

Low material budget silicon tracking systems (detector/mechanics/cooling) relevant for the future experiments (SuperB) to reduce multiple scattering

Good candidate technology for the innermost layers of the vertex detectors

#### Bologna involved in the design of a

2-layer project for a matrix of 256 pixels with fast readout capabilities:

- **BOTTOM** for the sensors and the first stage of signal processing
- **TOP** for the readout logic of the entire matrix

### **Main Features**

- Pixels grouped and addressed as MacroPixels, which are a 4 x 4 groups of pixels

- 2 matrixes of 256 pixels each
  - 1 made of sensors  $40x40\mu m^2$  from the top layer,
  - 1 based on digital std-cells,
  - to be used one at a time,
- Slow-Control for configuration,
- on-line data sparsification,
- 1 readout clocks @ 100 MHz,
- 1 slow-control clock,
- **Stand\_By** in case of over-hit-rate



## Concept of Macro-Pixel; 4x4 pixel cluster

The 256-pixel matrix is arranged in:

- 32 columns  $\times$  8 rows,
- 8 MacroColumns (MC) × 2 MacroRows (MR),
- 16 MacroPixels composed of  $8 \times 2$  pixels

The pixels, the MCs, the MRs and the MPs are numbered to define the **17-bit** formatted output data

The hits are on-line associated with a **8-bit Time-Stamp** 

#### Pixel-Column inside a MC/MP





## ASICs designed and submitted Queued output dataflow



#### Pixel-Column inside a MC/MP



## ASIC submitted on 2007 via CMOS ST130nm Digital Design-Flow has primarily be re-used





WIT 2010 3-5 Feb. Berkeley



## CONCLUSIONS

The work is aimed at testing the Tezzaron-Chartered facility and at

- fabricating a first "large-size" prototype,
- sparsifying on-line the hits,
- matching the requirements of future HEP experiments.

GOOD practice with the Consortium and see what happens....

