

# SOI Pixel Technology

Oct. 15, 2009 @CLIC09

Yasuo Arai (KEK)

[yasuo.arai@kek.jp](mailto:yasuo.arai@kek.jp), <http://rd.kek.jp/project/soi/>

## SOI Pixel Collaboration

**KEK** : Y. Unno, S. Terada, Y. Ikegami, T. Tsuboyama, T. Kohriki, Y. Ikemoto, T. Miyoshi, K. Tauchi, R. Ichimiya, Y. Fujita, D. Nio

**Tsukuba Univ.** : K. Hara, H. Miyake, T. Sega, M. Kochiyama

**Osaka Univ.**: K. Hanagaki, J. Uchida

**Tohoku Univ.** : Y. Onuki, Y. Horii, H. Yamamoto, Y. Takubo, T. Nagamine, Y. Sato

**Kyoto Univ.** : T. Tsuru, H. Matsumoto, S. G. Ryu

**Kyoto U. of Education** : R. Takashima, A. Takeda

**JAXA/ISAS** : H. Ikeda, D. Kobayashi, T. Wada, H. Nagata

**RIKEN** : T. Hatsui, T. Kudo, T. Hirono, M. Yabashi, Y. Furukawa, A. Taketani, T. Kameshima

**LBNL** : M. Battaglia, P. Denes, C. Vu, D. Contarato, P. Giubilato, L. Glesener



**FNAL** : G. Deptuch, R. Yarema, M. Trimpl, R. Lipton,

**U. of Hawaii** : G. Varner, M. Cooney, H. Hoedlmoser, H. Sahoo

**INP, Krakow** : P. Kapusta, H. Palka


**INFN Padova** : D. Bisello, S. Mattiazzo, D. Pantano

**OKI Semiconductor Co. Ltd.** : K. Fukuda, I. Kurachi, M. Okihara, N. Kuriyama ....




## Features of SOI Pixel Detector

- *Truly Monolithic Detector*
  - > High Density (pixel size of a few  $\mu\text{m}$  may be possible).
  - > Less material and can be Thin ( $\sim 30 \mu\text{m}$ ).
- *Standard CMOS circuit*
  - > Complex functions can be implemented in a pixel.
- *Seamless connection to Vertical Integration*
  - > More functions will be packed in a pixel.
- *Based on Industrial standard technology*
  - > Easy mass production, Less Cost, Scalable.
- *Less parasitic capacitance*
  - > Low power, High speed, High Gain.
- *Thin active Si layer ( $\sim 40 \text{ nm}$ )*
  - > No Latch Up, Small SEE Cross section.
- *No Bulk Leakage current*
  - > Wide Temperature (4K-300C) operation




## OKI 0.2 μm FD-SOI Pixel Process

Process	0.2μm Low-Leakage Fully-Depleted SOI CMOS (OKI Semiconductor), 1 Poly, 4 Metal layers, MIM Capacitor, DMOS option, Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer	Diameter: 200 mmφ, Top Si : Cz, ~18 Ω-cm, p-type, ~40 nm thick Buried Oxide: 200 nm thick Handle wafer: Cz, 700 Ω-cm ( <i>n</i> -type), 650 μm thick
Backside	Thinned to 260 μm, and sputtered with Al (200 nm).







## KEK SOI Multi Project Wafer (MPW) run



We are operating regular MPW runs. 3 MPW runs are scheduled in this fiscal year.



## Integration Type Pixel (INTPIX)




## Counting Type Pixel (CNTPIX)

Energy window and  
counting in each pixel.


5 x 15.4 mm<sup>2</sup>  
72 x 272 pixcells






Max Readout Speed ~300 frames/sec (200 ns/pixel)

# SOI pixel Laser Image (CNTPIX2)



40kV-40mA  
Substracted by background count  
Integration time 64ms / vth 350mV  
Vback=15V

- Image taken by X-ray irradiation




Counter works well

# Electron beam-test: analog sectors




- 1.35 GeV  $e^-$  beam extracted from the injection booster at the LBNL Advanced Light Source
- First successful high momentum particle beam test on SOI monolithic pixel sensors
- As a function of the increasing  $V_{dep}$ : cluster pulse height increases and cluster multiplicity decreases, up to  $V_{dep} \sim 10$  V, consistent with lab tests and back-gating effects becoming important at  $V_{dep} = 10$  V



1.8 V Analog Pixels				
$V_d$ (V)	Clusters / Spill (Beam on)	Clusters / Spill (Beam off)	Signal MPV (ADC Counts)	Average Signal/Noise
1	9.7	0.05	132	8.9
5	14.0	0.12	242	14.9
10	7.8	0.20	316	15.0
15	3.9	0.01	301	13.6

[NIM A 583 (2007) 526-528]



Devis Contarato  
*Monolithic Pixels Sensors in SOI Technology*




## SOI Issue:

### Back Gate Effect

## Threshold Variation


NMOS trans.

PMOS transistor




Substrate Potential act as Back Gate, and change transistor threshold, increase leak current of Tr.

# $I_{ds}$ - $V_{gs}$ curve under back bias




## Solution to Back Gate issue : Buried p-Well (BPW)

Substrate Implantation



- Cut Top Si
- High Dose

BPW Implantation



- Keep Top Si not affected
- Low Dose


- Suppress back gate effect.
- Shrink pixel size without loosing sensitive area.
- Increase break down voltage.
- Less electric field in BOX which may improve radiation hardness.

# Vertical Integration


KEK/LBNL+OKI+ZyCube

aiming Higher Integration Density, Increase Radiation Tolerance, Lower Power Consumption, ...

- First test chip designed by LBNL/KEK for Feb. '09 submission.
- Bonded by ZyCube  $\mu$ -bump bonding ( $\sim 5 \mu\text{m}$  pitch) technique.



## Vertical Integration



Lower Chip


Upper Chip

## Process Flow for SOI Pixel Detector




Lower Chip

- Starting LSI



- Form μ-bump




Next page (Stacking)


Upper Chip

(Layout must be done with mirror inverted )

- Starting LSI




- Form μ-bump




Next page (Stacking)

FD-SOI + MIM capacitor +DMOS  
1 P4M process  
Core (I/O) voltage= 1.8(3.3) V  
8"Φ SOI Technology  
Si :CZ , p-type 18ohm, tsi=40nm  
BOX:tSiO<sub>2</sub>=200nm




Use multi via structure for contact path between 1metam and bond pad dia./space 0.32/0.6μm  
In left figure, single via is used for simplifying the cross section


**-Stack wafer (Chip)  
with  $\mu$ -bump and  
adhesive**




**-Si etch  
-SiO<sub>2</sub> slight etch**



**-Ti/TiN/Al sputter  
-Metal Pad Litho.**





**-P-SiNd deposition  
-Pad Litho.**







## μ-bumps fabrication




## 3D-SOI pixel Detector : Stacking




Before stacking (Upper Chip)




After stacking



Detector Array (before stacking)

Detector Array +Peripheral Circuits  
(After stacking)

# Cross sectional view of detector array (After stacking)



## Summary

- Our SOI pixel process has many attractive features for the Linear Collider applications; Low Material budget, Complex Function in a pixel, Low Power, ...
- Back gate effect exists in SOI pixel is successfully suppressed by introducing Buried P-Well technology.
- We are operating regular MPW runs; there are 3 MPW runs in this year
- Vertical integration is natural extension of the SOI technology and well-suited to the SOI process.
- First vertical integration test chips are bonded by using ZyCube  $\mu$ -bump technique and will be tested soon.