

Fast Pixel Detectors



CLIC requirements

resolution:

pitch: 10 μm (binary)
25 μm (analogue)

occupancy: (3 cm)

frame readout: 10 μm pitch

or

25ns time resolution for 25 μm pitch

power: 100 mW/cm²

duty cycle: 150 ns on every 20ms

even for 100 μs readout time: 1:200

=> 20W/cm² with power cycling

pattern recognition

time stamp: 25ns


material: <100 μm Si

State of the art: hybrid pixels




H.-G. Moser
Max-Planck-Institut
für Physik

Face to face interconnection: ASIC - Sensor



Definitely not low mass!



Granularity (resolution, occupancy)
bump bonding limits pitch to
 $O(50 \mu\text{m})$
Pixel area $10000 \mu\text{m}^2$
(CMOS $0.25 \mu\text{m}$) $50 \times 400 \mu\text{m}^2$

Readout speed:
25ns BX identification
complex processing (pipeline)

Thickness
Thick! (250 μm Sensor + ASIC +
interconnect)
large signal needed!

Power 200 mW/cm² (liquid cooling)

Fill factor (low mass)
71% (ATLAS)

Add functionalities (calibration, 0-
suppression, clustering)
ok, especially going to even
smaller DSM

Radiation hardness
Yes (till 10^{15} n/cm^2)



Monolithic Detectors


Integrate readout electronics (amplification) into sensor

no interconnection
low mass

Examples:


CMOS sensors (MAPS)

'standard CMOS' process
use un-depleted epi layer as sensor
complex CMOS circuit (limited to NMOS)
small signal, slow charge collection



DEPFET

depleted bulk
fast, large signal
limited signal processing



Fairly different detector architectures

In common:


low mass => ideal for high precision detectors
slower than hybrid pixels
moderate radiation hardness
(ok for e*e-, not for pp)

H.-G. Moser
Max-Planck-Institut
für Physik




CMOS Sensors

Charge collection by diffusion (in un-depleted epi layer)
 CMOS readout electronic integrated. Small signal, yet S/N > 20)



Performance limited by NMOS
 Use only:
 slow, no complex processing



Granularity (resolution, occupancy)
 10 μm pitch (MIMOSA18)
 Readout speed (complex processing)
 slow charge collection by diffusion
 frame readout (100 μs)

Thickness
 <100μm (small signal anyway)

Power
 low (depends on speed and complexity)

Fill factor (low mass)
 low (periphery), tiling, stitching


Add functionalities (calibration, 0-suppression, clustering)

difficult (only NMOS transistors)


Advanced CMOS sensors




H.-G. Moser
Max-Planck-Institut
für Physik



triple well, deep p-well => full CMOS possible (complex, fast) but still suffers from slow collection of small signal (VIPIX)



High resistivity epi (IPHC) using XFAB-0.6 PIN process
1 kΩcm -> ~ 14 μm depleted
Charge collection within 5 ns



INMAPS (RAL): deep p-well shields PMOS completely
High resistivity substrate (1-10 kΩcm)
10-20 μm depleted
Charge collection within 5 ns





$$\Delta p \cdot \Delta q \geq \frac{1}{2} k$$

H.-G. Moser
Max-Planck-Institut
für Physik

DEPFET

FET on fully depleted silicon
Baseline for Belle II PXD



Granularity (resolution, occupancy)

20 μ m pitch ok

Readout speed

slow: frame readout O(10 μ s)

Thickness

50 μ m, with good S/N

Power

<100mW/cm² (rolling shutter)

Fill factor

high: monolithic wafer scale sensors

Add functionalities (calibration, 0-suppression, clustering)

No (only in readout ASIC)



Radiation hardness

ok to 10 Mrad

How does it work?



H.-G. Moser
Max-Planck-Institut
für Physik



A charge q in the internal gate influences a mirror charge αq in the channel ($\alpha < 1$, for stray capacitance)
This mirror charge is compensated by a change of the gate voltage:

$$\Delta V = \alpha q / C = \alpha q / (C_{ox} W L)$$

FET in saturation:

$$I_d = \frac{W}{2L} \mu C_{ox} \left(V_G + \frac{V_G \alpha q_s}{C_{ox} W L} - V_{th} \right)^2$$

I_d : source-drain current
 C_{ox} : sheet capacitance of gate oxide
 μ : mobility (p-channel: holes)
 V_g : gate voltage
 V_{th} : threshold voltage

Conversion factor:

$$g_m = \frac{dI_d}{dV_G} = \frac{W}{L} \mu C_{ox} \left(V_G + \frac{V_G \alpha q_s}{C_{ox} W L} - V_{th} \right) = \alpha \sqrt{2 \frac{I_d \mu}{L^3 W C_{ox}}}$$

$$g_{g_q} = \sqrt{2 \frac{W \mu C_{ox} I_d}{W L C_{ox} L}} = \alpha \frac{g_m}{C}$$



$$\Delta p \cdot \Delta q \geq \frac{1}{2} k$$


H.-G. Moser
Max-Planck-Institut
für Physik

Intrinsic Noise

Using: $g_q = \alpha \frac{g_m}{C}$

$$\langle ENC^2 \rangle = \frac{e^2}{3q^2} kT \frac{g_m}{\left(\alpha \frac{g_m}{C}\right)^2} \frac{1}{\tau} = \frac{\alpha^2}{3q^2} kT \frac{e^2}{g_m} \frac{C^2}{\tau}$$

A similar expression can be deduced for a diode and charge sensitive amplifier (CSA):



$$\langle ENC^2 \rangle = \frac{1}{3} kT \frac{C_t^2}{g_m} \frac{e^2}{q^2 \tau}$$



However, with C_t : total capacitance ($C_D + C_f + \dots$)
(and $\alpha = 1$, of course)

Achieved: 40e noise at a BW of 50MHz (S/N 100:1 for a 50 μ m sensor)
However: usually noise dominated by external components

Test Beam



H.-G. Moser
Max-Planck-Institut
für Physik



TB 2008	Module 0	Module 1	Module 2	Module 3	Module 4	Module 5
	CCGME-S90K02	CCGME-90K02	SIMCME-S90K00	CCGME-S90I03	CCGME-S90I00	CCGME-90I00
	32x24 μm	32x24 μm	32x24 μm	24x24 μm	32x24 μm	32x24 μm
X residual [μm]	2.9	2.2	2.3	2.0	3.1	3.4
Y residual [μm]	2.3	1.7	1.7	1.7	2.2	2.6
X resolution [μm]	2.1	1.6	1.9	1.3	2.6	2.4
Y resolution [μm]	1.5	1.3	1.2	1.2	1.8	1.7

Check performance of different designs

32x24 μm²:

L=6 μm W=20μm:

$g_q = 360 \text{ pA/e}^-$

20x20 μm²:

L=5 μm W=10μm::

$g_q = 650 \text{ pA/e}^-$


Results are for 'ILC'-like pixels (small pitch) and thick detectors

Comparison and tuning of MC simulations => performance at Belle II



H.-G. Moser
Max-Planck-Institut
für Physik


DEPFET Projects




ILC vertex detector: 25x25 μm^2 pixels, 20 μs frame readout, 50 μm thick

Belle II vertex detector: 50x75 μm^2 pixels, 10(20) μs frame readout, 50 μm thick

IXO wide field imager (X-ray detector, frame readout)



DSSC x-ray imager for XFEL: 200x200 μm pitch, single pixel readout, 200ns time resolution
Bump bonded hybrid technology



Min. size given by Aluminum pitch (8 μm)

Smallest cell operated up to now: 20x20 μm^2

128x128 matrix worked well in TB09


Smaller pixels need improved process technology (plasma etch)



$$\Delta p \cdot \Delta q \geq \frac{1}{2} k$$

H.-G. Moser
Max-Planck-Institut
für Physik

Intrinsic Speed



Rise time ~10ns (@ 40pF drain capacitance!)



3D Interconnection


Basic Problem:

How to integrate good sensors and good electronic circuits?

3D Interconnection:

Two or more layers (=“tiers”) of thinned semiconductor die “monolithic” circuit.


- Different layers can be made in different technology (high ohmic, BiCMOS, deep sub- μ CMOS, Si)
- 3D is driven by industry:
 - Reduces R,L and C.
 - Improves speed.
 - Reduces interconnect power, x-talk.
 - Reduces chip size.
 - Each layer can be optimized individually.



Si pixel sensor

BiCMOS analogue

CMOS digital





Advantages of 3D for HEP detectors

H.-G. Moser
Max-Planck-Institut
für Physik

Multilayer electronics:



Split analogue and digital part
Use different, individually optimized technologies:

- > gain in performance, power, speed, rad-hardness, complexity.
- > smaller area (reduce pixel size or more functionality).


4-side abutable devices:

- > no dead space.
- > simpler module layout.
- > larger modules.

(reduce complexity and material)



50 x 400 μm²
(0.25 μm)
May shrink to
~ 50 x 50 μm²
(130 nm)



Conventional CMOS sensor
(optical, similar: MAPS)

3D Pixel Layout⁹





$$\Delta p \cdot \Delta q \geq \frac{1}{2} \hbar$$


H.-G. Moser
Max-Planck-Institut
für Physik

HEP applications

Evolution of hybrid pixels
 ⇒ Thin devices
 ⇒ Smaller pitch
 (need good FE-ASIC!)



Improved CMOS sensors
 Transfer most (if not all) of the PMOSFETs to 2nd tier (VIPIX)
 High CCE
 More functionality
 Or
 Use high resistivity CMOS as 1st tier (IPHC)



Use DEPFET as first tier
 (intrinsic amplification, simpler FE-ASIC)
 Problem: power: all pixels on 80W/cm²
 => scaling: L ~ 1 μm => 1 W/cm²



Fermilab 3D-IC


H.-G. Moser
Max-Planck-Institut
für Physik

First 3D-IC Tezzaron Multiproject Run

Broad range of architectures
and applications:


MAPS

- Convert 2D MAPS device to a full CMOS 3D design, with digital readout separated from the sensor and the analog front-end - **Italy, France**



Readout chips for high resistivity pixel sensors

- Convert MIT LL 3D SOI design to the Tezzaron/Chartered process - **Fermilab**
- Convert current 0.25 μm readout pixel electronics to a 3D structure with separate analog and digital tiers - **France/US**
- X-ray imaging/timing chip - **Fermilab/BNL/Poland**
- 3D chip with structures to test feasibility of a 3D integrated stacked trigger layer. - **Fermilab**



Valerio Re - IEEE 3D-IC Conference, San Francisco, September 28, 2007







Consortium of about 15 institutions from US, France, Italy, Germany, Poland

Silicon Photomultiplier

$$\Delta p \cdot \Delta q \geq \frac{1}{2} \hbar$$

Basic building block: avalanche photodiode operating in Geiger mode

H.-G. Moser
Max-Planck-Institut
für Physik



The device is operated above the breakdown voltage
Photons are absorbed in depleted silicon, create e/h pairs

Avalanche amplification (Geiger breakdown) occurs
Passive quenching by integrated resistor (limits current)
The signal size ("amplification") is given by the overvoltage and the cell capacity

$$Q = C \times \Delta U (\sim 10^6) \quad \text{binary signal of fixed size!}$$

Array of cells all connected to a single output:
Signal = Σ of cells simultaneously fired



If probability to hit a single cell $\ll 1$
 \Rightarrow **Signal proportional to # photons**

Very good photon detector



H.-G. Moser
Max-Planck-Institut
für Physik

- Simple, robust device
- Photon counting capability
- Easy calibration (counting)
- Insensitive to magnetic fields
- **Fast response: < 1 ns (100ps demonstrated)**
- **Large signal (only simple amplifier needed)**
- Good quantum efficiency
- No damage by accidental light
- Cheap
- Low operation voltage (40 – 70 V)
- Many applications possible (replacement of PMTs)
- **But: no position resolution within matrix**



Hamamatsu S10362
1 x 1 mm²
1600 pixel
Pixel size: ~25 x 25 μm² |




Smart SiPMs as tracker

H.-G. Moser
Max-Planck-Institut
für Physik

Connect ASIC chip to SiPM

For each pixel: signal detection & active quenching (optional)

- Fast timing (no stray capacitances)
- Binary device (small pixels needed!)
- High efficiency (80 e+e-/μm for a MPI, one sufficient to trigger)
- Large signal: $10^5 - 10^6$ e
- Ultra thin sensitive layer: 2-5 μm




Could be made using

- Bump bonding (not for 10μm pitch)
- 3D integration

SiPM

HV CMOS

CMOS digital



Possible Problems



H.-G. Moser
Max-Planck-Institut
für Physik

Dark rate (noise occupancy)

~ 1 MHz/mm²

Single pixel occupancy (10 x 10 μm² pixel, 150ns integration)

⇒ 1.5 x 10⁻⁵ (with 25ns time resolution): 2.5 x 10⁻⁶

Cross talk

O(10%) in 1 mm² ??

Reduce by operating at lower voltage

MIP: 80 pairs/μm



10% single electron efficiency: >98% for a MIP

⇒ Lower dark rate

⇒ Lower cross talk

Fill factor:

- 80% for large pixels (but including structures)
- drift region underneath HF may help
- double layer sensor?



Conclusions



H.-G. Moser
Max-Planck-Institut
für Physik

Fast Pixel Detectors:

Hybrid Pixels (LHC-like): too much material, large pixels

CMOS Sensors: too slow

DEPFET: too slow (frame readout)

Advanced CMOS: very interesting. Key: PMOS & high resistivity epi

3D integration: solves many problems:

evolution/combination of hybrid pixels, MAPS or DEPFETs

⇒ Most promising way to go!

Avalanche arrays (SiPMs with single pixel readout)

ultrafast timing (< 1 ns) possible



needs 3D technology

potential drawback: fill factor (dead areas)


SiMPL: Undepleted bulk as resistor



H.-G. Moser
Max-Planck-Institut
für Physik



Shaping of electrical field (naturally due to implantation profile)
Bulk under HF region remains un-depleted, acts as resistor
Bulk in between HF region is depleted (isolates the pixels from each other)



No structures needed (poly, Al)
-> small pitch possible